4M×4 CMOS DRAM (EDO) family

Features

- Organization: 4,194,304 words × 4 bits
- High speed
 - 50/60 ns \overline{RAS} access time
- 25/30 ns column address access time
- 12/15 ns $\overline{\text{CAS}}$ access time
- Low power consumption
 - Active: 908 mW max
 - Standby: 5.5 mW max, CMOS I/O
- Extended data out
- Refresh
- 2048 refresh cycles, 32 ms refresh interval for AS4C4M4E1
- \overline{RAS} -only or \overline{CAS} -before- \overline{RAS} refresh

- TTL-compatible, three-state I/O
- JEDEC standard package
 - 300 mil, 24/26-pin SOJ
 - 300 mil, 24/26-pin TSOP
- 5V power supply
- Latch-up current ≥ 200 mA
- ESD protection ≥ 2000 volts
- Industrial and commercial temperature available

Pin arrangement

	SOJ			TSO	P
V _{CC}	M4E0	24	V _{CC}	M4E0	24 GND 23 1/03 22 1/02 21 CAS 20 OE 19 A9
A10	AS4C4M4E0	18 A8 17 A7 16 A6 15 A5 14 A4 13 GND	A10	AS4C4M4E0	18 A8 17 A7 16 A6 15 A5 14 A4 13 GND

Pin designation

Pin(s)	Description
A0 to A10	Address inputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
I/O0 to I/O3	Input/output
ŌĒ	Output enable
V _{CC}	Power
GND	Ground

Selection guide

	Symbol	AS4C4M4E1-50	AS4C4M4E1-60	Unit
Maximum RAS access time	t _{RAC}	50	60	ns
Maximum column address access time	t _{CAA}	25	30	ns
Maximum CAS access time	t _{CAC}	12	15	ns
Maximum output enable (\overline{OE}) access time	t _{OEA}	13	15	ns
Minimum read or write cycle time	t _{RC}	85	100	ns
Minimum fast page mode cycle time	t _{PC}	25	30	ns
Maximum operating current	I _{CC1}	135	120	mA
Maximum CMOS standby current	I_{CC5}	2.0	2.0	mA

P. 1 of 14



Functional description

The AS4C4M4E1 is a high performance 16-megabit CMOS Dynamic Random Access Memories (DRAM) organized as 4,194,304 words × 4 bits. The devices are fabricated using advanced CMOS technology and innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels. The Alliance 16Mb DRAM family is optimized for use as main memory in PC, workstation, router and switch applications.

This product features a high speed page mode operation where read and write operations within a single row (or page) can be executed at very high speed by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the falling edge of \overline{RAS} and \overline{CAS} inputs respectively. Also, \overline{RAS} is used to make the column address latch transparent, enabling application of column addresses prior to \overline{CAS} assertion.


Extended data out (EDO) read mode enables 60MHz operation using 60ns devices. In contrast to 'fast page mode' devices, data remains active on outputs after $\overline{\text{CAS}}$ is de-asserted high, giving system logic more time to latch the data. Use $\overline{\text{OE}}$ and $\overline{\text{WE}}$ to control output impedance and prevent bus contention during read-modify-write and shared bus applications. Outputs also go to high impedance at the last occurrance of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ going high.

Refresh on the 2048 address combinations of A0 to A10 must be performed every 32 ms using:

- RAS-only refresh: RAS is asserted while CAS is held high. Each of the 2048 rows must be strobed. Outputs remain high impedence.
- Hidden refresh: $\overline{\text{CAS}}$ is held low while $\overline{\text{RAS}}$ is toggled. Refresh address is generated internally. Outputs remain low impedence with previous valid data.
- CAS-before-RAS refresh (CBR): At least one CAS is asserted prior to RAS. Refresh address is generated internally. Outputs are high-impedence (OE and WE are don't care).
- Normal read or write cycles refresh the row being accessed.

The AS4C4M4E1 is a available in the standard 24/26-pin plastic SOJ and 24/26-pin plastic TSOP packages. The AS4C4M4E1 operates with a single power supply of $5V \pm 0.5V$. It provides TTL compatible inputs and outputs.

Logic block diagram for 2K refresh



Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit	
Supply voltage		v_{cc}	4.5	5.0	5.5	V	
		GND	0.0	0.0	0.0	V	
Input voltage		V_{IH}	2.4	_	V _{CC}	V	
		$V_{\rm IL}$	-0.5 [†]	_	0.8	V	
Al:	Commercial	т	0	_	70	°C	
Ambient operating temperature	Industrial	- 1 _A	-40	_	85	<u> —</u> с	

[†]V_{II.} min -3.0V for pulse widths less than 5 ns. Recommended operating conditions apply throughout this document unlesss otherwise specified.

Alliance Semiconductor



Absolute maximum ratings				
Parameter	Symbol	Min	Max	Unit
Input voltage	$V_{\rm in}$	-1.0	+7.0	V
Input voltage (DQs)	V_{DQ}	-1.0	$V_{CC} + 0.5$	V
Power supply voltage	v_{cc}	-1.0	+7.0	V
Storage temperature (plastic)	T_{STG}	-55	+150	°C
Soldering temperature × time	$T_{ m SOLDER}$	_	260 × 10	°C × sec
Power dissipation	P_{D}	_	1	W
Short circuit output current	I _{out}	-	50	mA

DC electrical characteristics

				50	-(50	_	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Unit	Notes
Input leakage current	${ m I}_{ m IL}$	$0V \le V_{in} \le +5.5V$, Pins not under test = $0V$	-5	+5	-5	+5	μΑ	
Output leakage current	I_{OL}	D_{OUT} disabled, $0V \le V_{out} \le +5.5V$	-5	+5	-5	+5	μΑ	
Operating power supply current	I _{CC1}	\overline{RAS} , \overline{CAS} Address cycling; t_{RC} =min	_	135	_	120	mA	1,2
TTL standby power supply current	I _{CC2}	$\overline{RAS} = \overline{CAS} \ge V_{IH}$	_	2.0	_	2.0	mA	
Average power supply current, RAS refresh mode or CBR	I _{CC3}	\overline{RAS} cycling, $\overline{CAS} \ge V_{IH}$, $t_{RC} = \min \text{ of } \overline{RAS} \text{ low after } \overline{CAS} \text{ low.}$	_	120	_	110	mA	1
EDO page mode average power supply current	I_{CC4}	$\overline{RAS} = V_{IL}$, \overline{CAS} address cycling: $t_{HPC} = min$	-	130	_	120	mA	1, 2
CMOS standby power supply current	I _{CC5}	$\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$	_	2.0	_	2.0	mA	
Output voltage	V_{OH}	$I_{OUT} = -5.0 \text{ mA}$	2.4	-	2.4	-	V	
Output voltage	V_{OL}	$I_{OUT} = 4.2 \text{ mA}$	_	0.4	_	0.4	V	
CAS before RAS refresh current	I_{CC6}	\overline{RAS} or \overline{CAS} cycling, $t_{RC} = min$	_	120	_	110	mA	



AC parameters common to all waveforms

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RC}	Random read or write cycle time	80	-	100	-	ns	
t _{RP}	RAS precharge time	30	_	40	-	ns	
t _{RAS}	RAS pulse width	50	10K	60	10K	ns	
t _{CAS}	CAS pulse width	8	10K	10	10K	ns	
t _{RCD}	RAS to CAS delay time	15	35	15	43	ns	6
t _{RAD}	RAS to column address delay time	12	25	12	30	ns	7
t _{RSH}	CAS to RAS hold time	10	_	10	-	ns	
t _{CSH}	\overline{RAS} to \overline{CAS} hold time	40	_	50	_	ns	
t _{CRP}	CAS to RAS precharge time	5	_	5	-	ns	
t _{ASR}	Row address setup time	0	_	0	_	ns	
t _{RAH}	Row address hold time	8	_	10	_	ns	
t _T	Transition time (rise and fall)	1	50	1	50	ns	4,5
t _{REF}	Refresh period	-	32	-	32	ms	16
t _{CP}	CAS precharge time	8	_	10	-	ns	
t _{RAL}	Column address to RAS lead time	25	_	30	-	ns	
t _{ASC}	Column address setup time	0		0		ns	
t _{CAH}	Column address hold time	8		10		ns	

Read cycle

		_!	-50		-60		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RAC}	Access time from RAS	-	50	_	60	ns	6
t _{CAC}	Access time from CAS	-	12	_	15	ns	6,13
t _{AA}	Access time from address	_	25	_	30	ns	7,13
t _{RCS}	Read command setup time	0	_	0	-	ns	
t _{RCH}	Read command hold time to $\overline{\text{CAS}}$	0	-	0	-	ns	9
t _{RRH}	Read command hold time to \overline{RAS}	0	_	0	_	ns	9



Write cycle

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{WCS}	Write command setup time	0	_	0	_	ns	11
t _{WCH}	Write command hold time	10	_	10	1	ns	11
t _{WP}	Write command pulse width	10	_	10	1	ns	
t_{RWL}	Write command to \overline{RAS} lead time	10	_	10	1	ns	
t_{CWL}	Write command to $\overline{\text{CAS}}$ lead time	8	_	10	-	ns	
$t_{\rm DS}$	Data-in setup time	0	_	0	_	ns	12
t _{DH}	Data-in hold time	8	_	10	_	ns	12

Read-modify-write cycle

		_,	-30		-00		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RWC}	Read-write cycle time	113	_	135	_	ns	
t _{RWD}	RAS to WE delay time	67	-	77	-	ns	11
t_{CWD}	CAS to WE delay time	32	-	35	-	ns	11
t_{AWD}	Column address to $\overline{\text{WE}}$ delay time	42	_	47	_	ns	11

Refresh cycle

		-30		-60		_	
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{CSR}	$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$)	5	-	5	_	ns	3
t _{CHR}	$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$)	8	-	10	_	ns	3
t _{RPC}	\overline{RAS} precharge to \overline{CAS} hold time	0	-	0	_	ns	
t _{CPT}	CAS precharge time (CBR counter test)	10		10	-	ns	



Hyper page mode cycle

		<u></u>	-50		-60		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t_{CPWD}	$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	45	_	52	-	ns	
t_{CPA}	Access time from $\overline{\text{CAS}}$ precharge	-	28	_	35	ns	13
t _{RASP}	RAS pulse width	50	100K	60	100K	ns	
t_{DOH}	Previous data hold time from $\overline{\text{CAS}}$	5	_	5	-	ns	
t_{REZ}	Output buffer turn off delay from \overline{RAS}	0	13	0	15	ns	
t_{WEZ}	Output buffer turn off delay from $\overline{ ext{WE}}$	0	13	0	15	ns	
t _{OEZ}	Output buffer turn off delay from $\overline{\text{OE}}$	0	13	0	15	ns	
t_{HPC}	Hyper page mode cycle time	20	_	25	-	ns	
t _{HPRWC}	Hyper page mode RMW cycle	47	_	56	_	ns	
t _{RHCP}	\overline{RAS} hold time from \overline{CAS}	30	_	35	_	ns	

Output enable

		-50		-60		_	
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t_{CLZ}	$\overline{\text{CAS}}$ to output in Low Z	0	_	0	-	ns	8
t _{ROH}	\overline{RAS} hold time referenced to \overline{OE}	8	_	10	-	ns	
t _{OEA}	OE access time	_	13	-	15	ns	
t _{OED}	OE to data delay	13	-	15	-	ns	
t _{OEZ}	Output buffer turnoff delay from $\overline{\text{OE}}$	0	13	0	15	ns	8
t _{OEH}	OE command hold time	10	-	10	-	ns	
t _{OLZ}	OE to output in Low Z	0	_	0	-	ns	_
t _{OFF}	Output buffer turn-off time	0	13	0	15	ns	8,10



Notes

- 1 I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC6} are dependent on frequency.
- 2 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 3 An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms).
- 4 AC Characteristics assume $t_T = 2$ ns. All AC parameters are measured with a load equivalent to two TTL loads and 100 pF, V_{IL} (min) \geq GND and V_{IH} (max) \leq V_{CC} .
- 5 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}
- 6 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 7 Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- 8 Assumes three state test load (5 pF and a 380 Ω Thevenin equivalent).
- 9 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10 t_{OFF} (max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. t_{OFF} is referenced from rising edge of RAS or CAS, whichever occurs last.
- 11 t_{WCS} , t_{WCH} , t_{RWD} t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
- 12 These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-write cycles.
- 13 Access time is determined by the longest of t_{CAA} or t_{CAC} or t_{CPA}
- 14 $t_{ASC} \ge t_{CP}$ to achieve t_{PC} (min) and t_{CPA} (max) values.
- 15 These parameters are sampled and not 100% tested.
- 16 These characteristics apply to AS4C4M4E1 5V devices.

AC test conditions

- Access times are measured with output reference levels of $\rm V_{OH}$ = 2.4V and $\rm V_{OL}$ = 0.4V,
 - $V_{IH} = 2.4V$ and $V_{IL} = 0.8V$
- Input rise and fall times: 2 ns





Figure A: Equivalent output load (AS4LC4M4E1)

Key to switching waveforms


Rising input	Falling input	Undefined output/don't care




Read waveform



Early write waveform









Read-modify-write waveform

DQ






EDO page mode read waveform




EDO page mode early write waveform






EDO page mode read-modify-write waveform




CAS before RAS refresh waveform

 $\overline{\text{WE}} = A = V_{\text{IH}} \text{ or } V_{\text{IL}}$




RAS only refresh waveform

 $\overline{\text{WE}} = \overline{\text{OE}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$






Hidden refresh waveform (read)




Hidden refresh waveform (write)





\overline{CAS} before \overline{RAS} refresh counter test waveform





Capacitance 15			f = 1 MH	$z, T_a = Room$	temperatur
Parameter	Symbol	Signals	Test conditions	Max	Unit
T	C_{IN1}	A0 to A10	$V_{in} = 0V$	5	pF
Input capacitance	C _{IN2}	\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}	$V_{in} = 0V$	7	pF
DQ capacitance	C_{DQ}	DQ0 to DQ3	$V_{in} = V_{out} = 0V$	7	pF

AS4C4M4E1 ordering information

Package \ RAS access time		50 ns	60 ns
Plastic SOJ, 300 mil, 24/26-pin	5V	AS4C4M4E1-50JC AS4C4M4E1-50JI	AS4C4M4E1-60JC AS4C4M4E1-60JI
Plastic TSOP, 300 mil, 24/26-pin	5V	AS4C4M4E1-50TC AS4C4M4E1-50TI	AS4C4M4E1-60TC AS4C4M4E1-60TI

AS4C4M4E1 family part numbering system

AS4	C	4M4	E1	–XX	X	X
DRAM prefix	C = 5V CMOS	4M×4	E1=2K refresh	RAS access time		Temperature range C=Commercial, 0°C to 70°C I=Industrial, -40°C to 85°C

5/22/01; v.1.29 point>

Alliance Semiconductor

P. 14 of 14

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. It change or correct this data at any time, without notice if the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products from use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance against all claims arising from such use.